Update Notice

Thank you for visiting The Western Design Center, Inc.'s information website.
Please visit our Business Development Website for the latest information.

W65C51S Asynchronous Communications Interface Adapter (ACIA)
IP Data Deliverables

      W65C51S Die

WDC provides the following Data Deliverables in our technology transfer.

Hard Core
GDSII Mask Files
GDSII Schematic Files N/A
GDSII Hard Core Flowchart N/A
Spice Extracted Netlist
CDL Netlist for LVS
Mask ROM files  N/A
Verilog Structural Gate Netlist N/A
Viewlogic Files
Viewlogic Standard Product Behavioral Model Footprint NP
Viewlogic Behavioral Core Footprint NP
Viewlogic Standard Product Gate Model Footprint NP
Viewlogic Buffer Ring NP
Viewlogic Gate Core Footprint NP
Soft Core
Verilog RTL Model NP
Firm Core
Xilinx Synthesized Gate Model NP
Common Files
Verilog Test files N/A
Sentry Test files
Quick Links

N/A – Not Applicable
NP – Not Planned
UC – Under Construction

WDC's microprocessor IP has been tailored for ease of reuse. The hard core IP is in the industry standard GDSII format.The buffer ring has been designed with off-chip drivers, including latch-up and ESD protection. When the core is embedded,the off-chip buffer ring is replaced with On-Chip-Bus (OCB) interface ring. The abstract cell is the connecting points with labels that provide core verification and system verification. WDC's test programs require that all test pins be compared to the standard test vendors.


©2003 - 2024 The Western Design Center, Inc.
2166 E. Brown Rd. Mesa, Arizona 85213
phone: 480 962-4545, fax: 480 835-6442

Last updated 01/05/2021
Today is Sunday, 07/21/2024
The time is 09:41:35am

Views since 10/6/2016: