Instruction Set Architecture
HIGH PERFORMANCE/LOW CLOCK RATES
–Compatible
Across Microprocessor Families
–Enables
Software Migration & Reuse
–Powerful
Instruction Set (not RISC)
–Variable
Length Instructions
–Low Latency
Interrupts
–Memory
Mapped I/O
–Stack
Register