

July 22, 2019

W65C02i1M08SC Datasheet



WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request.

Copyright (C) 1978-2019 by The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form.



July 22, 2019

W65C02i1M08SC Datasheet

This page intentionally left blank.



July 22, 2019

W65C02i1M08SC Datasheet

Table of Contents

DOCU	MENT REVISION HISTORY	
1	INTRODUCTION	
1.1	Key Features of the W65C02i1M08SC Microprocessor	7
1.2	Intel MAX 10 Device Maximum Resources	7
1.3	Functional Block Diagram	8
1.4	Controller Function Description	9
2	MODULE DESCRIPTIONS	
2.1	MICROPROCESSOR BUS INTERFACE MODULE	9
2.2	CLOCK MODULE	9
2.3	RESET MODULE	9
2.4	W65C02RTL Programming Model	9
2.5	Priority Interrupt Controller Module Information	. 10
2.5.1	Priority Encoded Interrupt Vector Module	
2.6	Memory Map	
2.7	VIA Port Module	
2.8	GPIO Port Modules	
2.8.1	GPIO Module Registers Description - 5 Register Version	
2.8.2	GPIO Module Registers Description - 2 Register Version	
2.9	Hardware Breakpoint Module (HBM)	
2.9.1	Hardware Breakpoint Match (HBM) Registers Description	
2.10	ACIA Modules	
2.10.1	ACIA Control Register Description	
2.10.1	ACIA Command Register Description	
2.10.2	ACIA Status Register Description	
2.10.3	ACIA Data Register Description	
2.10.4	I2C Interface Module	
2.11.1	I2C Status Register Description	
2.11.1	I2C Command Register Description	
2.11.2	I2C Receive Register Description	
2.11.3	I2C Transmit Register Description	
2.11.4	I2C Control Register Description	
2.11.5	I2C Clock Prescale Register Description	
2.11.0		
	SPI Future in Pagistar Pagarintian	
2.12.1	SPI Extension Register Description	
2.12.2	SPI Data Register Description	
2.12.3	SPI Status Register Description	
2.12.4	SPI Control Register Description	
2.13	•	
2.13.1	Unsigned Multiplication Equation and Register Description	
2.13.2	Signed Multiplication Equation and Register Description	
2.13.3	Multiplication Code Example	
2.14	Hardware Divider	
2.14.1	Unsigned Divide Equation and Register Description	
2.15	Chip ID Module	
2.15.1	Chip ID Register Description	
2.16	User FLASH Module	
2.16.1	User FLASH Module Register Overview	
2.16.2	UFM Command Register Description	
2.16.3	UFM Write Protect Register Description	
2.16.4	UFM Sector Erase Register Description	
2.16.5	UFM Page Erase Register Description	. 31



July 22, 2019

W65C02i1M08SC Datasheet

2.16.6	UFM FLASH Address Registers Description	32
	UFM FLASH Data Registers Description	
	· · · · · · · · · · · · · · · · · · ·	
3	IO Connectors with Ball Assignments on MyMENSCH™	
3.1	Left IO Connector J3 on MyMENSCH™	36
3.2	Right IO Connector J4 on MyMENSCH™	37
4	FCC Compliance	38
5	Ordering Information	38



July 22, 2019

W65C02i1M08SC Datasheet

DOCUMENT REVISION HISTORY

Version	Date	Authors	Description
1.0	07/18/2019	Bill Mensch, David Gray	Initial Document Entry
1.0	07/19/2019	Bill Mensch, David Gray	Refocused the datasheet on MyMENSCH Rev-A
1.0	07/22/2019	Bill Mensch, David Gray	Updated Block Diagram, added section for external bus interface



July 22, 2019

W65C02i1M08SC Datasheet

1 INTRODUCTION

The W65C02i1M08SC Microprocessor Datasheet is for MyMENSCH™ Rev-A.

The central processor unit (CPU) is the W65C02RTL microprocessor. The W65C02i1M08SC is described with the Verilog HDL for use with MAX10 FPGAs.

Refer to Section 1.2 below for MAX10 169 BGA versions available from Intel that could be evaluated with custom versions of MyMENSCH™. The MAX10M08SC is first available on MyMENSCH™ Rev-A for evaluation and development.

A CFM MyMENSCH Monitor is integrated for boot loading and debugging user code with WDCTools Assembly and C language support, Hardware Breakpoint Module (HBM), multipliers, divider, Unique Chip ID, ACIAs/UARTs, VIAs, User GPIO pins, SPI Master, I2C Master, initialized and memory protected RAM for User code from the USB developer port or User FLASH Memory (UFM), and varying amounts of data RAM.

This product description assumes that the reader is familiar with the W65C02S CPU hardware and programming capabilities. Refer to documentation on the WDC65xx.com website, *Programming the 65816 Including the 6502, 65C02 and 65802* Manual, WDC Datasheets for the W65C02S MPU, W65C816S MPU, W65C22 VIA, W65C51 ACIA/UART, Industry documentation for SPI, I2C, GPIO, JTAG, Intel PSG MAX10 FPGAs, Quartus and Mentor Modelsim design tools for more information.

July 22, 2019

W65C02i1M08SC Datasheet

1.1 Key Features of the W65C02i1M08SC Microprocessor

- Intel PSG MAX10M08 SC FPGA
- ~8,000 Logic Elements Available
- Operating Voltage 3.3V
- System Operation Speed 14.7456 MHz
- W65C02RTL MPU with external memory bus for memory and module expansion
- W65C22RTL VIA (x2)
- W65C51RTL ACIA (x2)
- ACIA XTLI Operation Speed 1.8432 MHz
- W65CGPIO 5 register and 2 register
- De-bounced Keypad GPIO A
- W65CHBM Hardware Breakpoint Module
- SPI Master
- I2C Master
- WDC 2K byte for 2048 bytes of CFM MyMENSCH™ Monitor for boot loading and debugging code
- 30K bytes for a total of 30,720 bytes for User code SRAM boot loaded from USB or copied from UFM
- 12K bytes for a total of 12,288 bytes for data SRAM
- JTAG available on MyMENSCH™ Rev-A on J4
- 16x16 Hardware multiplier (x2 Signed and Unsigned)
- 16/16-bit Hardware divider unsigned
- 32K bytes for a total of 32,768 bytes of User FLASH Memory (UFM)
- 64-bit Unique Chip ID/serial number programmed in the Intel MAX10 factory
- 18,446,744,073,709,551,616 Unique IDs

1.2 Intel MAX 10 Device Maximum Resources

Maximum Resource Counts for Intel MAX 10 Devices									
Resource Device	M08SC	M08SA	M16SA						
Logic Elements (LE) (K)	8	8	16						
M9K Memory Blocks (1 KB)	42	42	61						
User Flash Memory Max (KB) with EKP	32	114	184						
User Flash Memory Max (KB) without EKP	90	172	296						
18 x 18 Multiplier	24	24	45						
PLL (Max)	1	1	1						
169 BGA Package	Yes	Yes	Yes						
GPIO (Max IO Count 169 BGA Package)	130	130	130						
Internal Configuration Image	1	1	1						
ADC	0	1	1						




July 22, 2019

W65C02i1M08SC Datasheet

1.3 Functional Block Diagram

The following block diagram is for the W65C02i1M08SC.





July 22, 2019

W65C02i1M08SC Datasheet

1.4 Controller Function Description

The W65C02RTL Core is the central processor for all function control. The 2048 bytes of CFM RAM contains a Monitor for boot loading and debugging code. There is 42K bytes for a total of 43,008 bytes of SRAM available for application code and data.

2 MODULE DESCRIPTIONS

Following are descriptions of the basic modules.

2.1 MICROPROCESSOR BUS INTERFACE MODULE

The W65C02i1M08SC brings out the microprocessor signals of the data bus, address bus, PHI2 and RWB to external pins on MyMENSCH REV A. Specific pin numbers and FPGA ball assignments can be found in Section 3.1 and 3.2.

2.2 CLOCK MODULE

There are 3 clocks used in this design one for PHI2 for the MPU and system timing, one for the embedded memory blocks, and one for the XTLI on the ACIAs. All clocks are derived from the 14.7456 MHz Oscillator on MyMENSCH™.

2.3 RESET MODULE

There are no Reset Module Registers and therefore no definitions. This is a basic module to handle the reset logic for the system.

2.4 W65C02RTL Programming Model

Refer to the W65C02S Datasheet for the Microprocessor Programming Model, Status Register Coding and complete information. More information is found in *Programming the 65816: Including the 6502, 65C02 and 65802* Manual available through Amazon.

July 22, 2019

W65C02i1M08SC Datasheet

2.5 Priority Interrupt Controller Module Information

The Interrupt Control Module controls the priority and memory map for interrupts. Each interrupt is connected to the Interrupt Control Module for prioritizing.

Interrupt Enable Registers for the various interrupts are the interrupt enable by the various enable bits. Reading the various IER and IFR bits determines the interrupt that occurred. By prioritizing the interrupts one can determine which interrupt occurred in the associated interrupt handler routine. Notice that any of the 8 interrupts for a GPIO 8-bit port will cause a GPIO vectored interrupt to occur.

2.5.1 Priority Encoded Interrupt Vector Module

Vector Address	Label	Function
0xFFFE,F	IRQBRK	BRK – Software Interrupt
0xFFFC,D	IRQRES	RES – "REStart" Interrupt
0xFFFA,B	IRQNMI	Non-Maskable Interrupt/Hardware Breakpoint (HBP)
0xFFF8,9	IRQGPIO_E	GPIO_E Interrupt for all Eight Input Edge interrupts
0xFFF6,7	IRQGPIO_A	GPIO_A Interrupt for all Eight Input Edge interrupts
0xFFF4,5	IRQVIA_A	VIA_A Interrupt
0xFFF2,3	IRQVIA_B	VIA_B Interrupt
0xFFF0,1	IRQVIA_C	Reserved
0xFFEE,F	IRQVIA_D	Reserved
0xFFEC,D	IRQSPI	SPI Interrupt
0xFFEA,B	IRQI2C	I2C Interrupt
0xFFE8,9	IRQADC	Reserved
0xFFE6,7	IRQACIA_A	Reserved
0xFFE4,5	IRQACIA_B	ACIA_B Interrupt
0xFFE2,3	IRQACIA_C	ACIA_C Interrupt
0xFFE0,1	IRQACIA_D	Reserved

July 22, 2019

W65C02i1M08SC Datasheet

2.6 Memory Map

Start	End	Size	Description
		2048 B	2048 Byte Block RAM Reserved for ADC
0xF800	0xFFFF	2048 B	2048 Byte CFM Monitor
0x8000	0xF7FF	30720 B	30K Byte Protected RAM (Loadable from UFM)
0x7FF0	0x7FF7	16 B	16/16-bit Divider
0x7FE0	0x7FFC	12 B	User FLASH
0x7FD0	0x7FDF	16 B	16x16 Multipliers
0x7FC0	0x7FC8	9 B	Unique Chip ID
0x7FB0	0x7FB5	6 B	Reserved
0x7FA8		1 B	Memory Protect
0x7FA0	0x7FA4	5 B	GPIOE
0x7F90	0x7F9F	16 B	НВМ
0x7F88	0x7F8F	8 B	Reserved
0x7F80	0x7F85	6 B	I2C
0x7F78	0x7F7F	8 B	Reserved
0x7F70	0x7F75	6 B	SPI
0x7F6C	0x7F6F	4 B	Reserved
0x7F68	0x7F6B	4 B	ACIA_C
0x7F64	0x7F67	4 B	ACIA_B
0x7F60	0x7F63	4 B	Reserved
0x7F50	0x7F5F	16 B	Reserved
0x7F40	0x7F4F	16 B	Reserved
0x7F30	0x7F3F	16 B	VIA_B
0x7F20	0x7F2F	16 B	VIA_A
0x7F18	0x7F19	2 B	GPIO_D for FTDI245
0x7F10	0x7F11	2 B	GPIO_C for FTDI245
0x7F08	0x7F09	2 B	GPIO_B 8 LEDs
0x7F00	0x7F04	5 B	GPIO_A
0x0000	0x73FF	12228 B	12K Byte SRAM

2.7 VIA Port Module

The W65C02i1M08SC features two Versatile Interface Adapters (VIAs) based on the W65C22S. See Memory Map for base addresses. See W65C22S Datasheet for full register descriptions.



July 22, 2019

W65C02i1M08SC Datasheet

2.8 GPIO Port Modules

GPIO Port Modules are included on this design. There are two different GPIO IP blocks used depending on the need for Interrupt Logic. The 2 Register (8-bit) version has only a PIO Register (PIOx) and Data Direction Register (DDRx). GPIO B, C, and D use the 2 Register modules. The 5 Register (8-bit) version supports edge sense interrupts and has a PIO Register (PIOx), Data Direction Register (DDRx), Interrupt Flag Register (IFRx), Interrupt Enable Register (IERx), and Edge Sense Register (ESRx). GPIOA and GPIOE use the 5 Register version. Note that GPIOA has a special GPIO function for the W65C165i1M08SC. GPIOA is used for a 4x4 keypad interface. Bits 4-7 are intended to be inputs and have pullup resistors implemented within the FPGA. GPIOE was intended to be used as handshake logic for the 2 ACIA modules. GPIO E0 and E4 can be used as GPIO. See Memory Map for base addresses.

2.8.1 GPIO Module Registers Description - 5 Register Version

Addres	ss = Base + 4	GPIO_ES	R: GPIO E	R: GPIO Edge Sense Register					Reset Value = 0x00	
7:0->	ESR7	ESR6	ESR5	ESR4	ESR3	ES	R2	ESR1	ESR0	
Bit	Name	Access	Descripti	on						
7 – 0	ESR[7:0]	R/W	1 = Positive	Edge Sense	for PIO7-0					
7 – 0	ESK[7.0]	FC/VV	0 = Negative Edge Sense for PIO7-0							
Addres	ss = Base + 3	GPIO_IE	R: GPIO In	R: GPIO Interrupt Enable Register Reset Value = 0x00						
7:0->	IER7	IER6	IER5	IER4	IER3	IER2		IER1	IER0	
Bit	Name	Access	Descripti	on						
7 – 0	IED[7:0]	R/W	1 = Enable I	nterrupt on in	puts for PIO7	-0				
7 – 0	IER[7:0]	FC/VV	0 = Disable	Interrupts on	inputs for PIC	7-0				
Addres	ss = Base + 2	GPIO_IF	R: GPIO In	terrupt Fla	ıg Registe	r		Reset Val	ue = 0x00	
7:0->	IFR7	IFR6	IFR5	IFR4	IFR3	IFR2		IFR1	IFR0	
Bit	Name	Access	Descripti	on						
7 – 0	IFR[7:0]	R/W	1 = Interrupt	Occurred on	inputs for PIC	07-0				
7 – 0	11 K[1.0]	17/77	0 = Interrupt	ts did not occu	ur on inputs fo	or PIO7-0				
Addres	ss = Base + 1	GPIO_DI	R: GPIO	Data Direct	tion Regis	ter		Reset V	alue = 0x00	
7:0->	DDR7	DDR6	DDR5	DDR4	DDR3	B DE	R2	DDR1	DDR0	
Bit	Name	Access	Descripti	on						
7 – 0	DDR[7:0]	R/W	1 = PIO data	a direction set	to Output PIC	O7-0				
7 – 0	נס. זן אפט	17/77	0 = PIO data	a direction set	to Input PIO	7-0				
Addr	ess = Base	GPIO_DA	ATA: GPIO	Data Regi	ster			Reset Valu	e = 0x00	
7:0->	PIO7	PIO6	PIO5	PIO4	PIO3	PIO2		PIO1	PIO0	
Bit	Name	Access	Descript	tion						
7 – 0	PIO[7:0]	R/W	1 = PIO lin	e is logic 1 va	lue read and	sets a 1 val	ue on w	rite for PIO7-0		
7 – 0	F10[1.0]	FX/ V V	0 = PIO lin	e is logic 0 va	lue read and	sets a 0 val	ue on w	rite for PIO7-0		



July 22, 2019

W65C02i1M08SC Datasheet

2.8.2 GPIO Module Registers Description - 2 Register Version

Addres	ss = Base + 1	GPIO_DE	R: GPIO Da	R: GPIO Data Direction Register Reset Value = 0x00						
7:0->	DDR7	DDR6	DDR5	DDR5 DDR4 DDR3 DDR2 DDR1 DDR0						
Bit	Name	Access	Description	Description						
7 – 0	DDDIZ	R/W	1 = PIO data d	direction set to	Output PIO	7-0				
7-0	DDR[7:0]	R/VV	0 = PIO data d	0 = PIO data direction set to Input PIO7-0						
Addr	ess = Base	GPIO_DA	ATA: GPIO [Data Regist	er			Reset Valu	e = 0x00	
7:0->	PIO7	PIO6	PIO5	PIO4	PIO3	PIO2		PIO1	PIO0	
Bit	Name	Access	Description	on						
			1 = PIO line is logic 1 value read and sets a 1 value on write for PIO7-0							
7 – 0	PIO[7:0]	R/W	1 = PIO line i	is logic 1 value	e read and s	ets a 1 valu	ue on w	rite for PIO7-0		

July 22, 2019

W65C02i1M08SC Datasheet

2.9 Hardware Breakpoint Module (HBM)

The Hardware Breakpoint Module pulls NMIB low during a match condition. HBM addresses 00, 01 are for the low and high byte of 16-bit address bus matching registers. HBM addresses 02, 03 are RESERVED for future 32 bit address bus matching registers. HBM addresses 04 is the data bus matching register. HBM addresses 05, 06, 07 are RESERVED for future 32-bit data bus matching registers. HBM addresses 08-0E are RESERVED for future use. HBM address 0F is the HBM Control Register. The monitor needs to write a "0" into the Control Register after a breakpoint has been read to clear it. Writing a "1" to Bit 7 will cause a manual NMI if the breakpoint is enabled. See Memory Map for Base address.

2.9.1 Hardware Breakpoint Match (HBM) Registers Description

Addres	ss = Base + F	HBM_ICI	M_ICDCTRL: Hardware Breakpoint Control Reset Value =0x00							
7:0->	BRK	0	0	0 0 MATCH DATAEN RWSEL BRKEN						
Bit	Name	Access	Description	on						
7	BRK	R/W	1 = Hardware	e Break occu	rred					
,	BKK	IX/VV	0 = No Hardy	vare Break o	ccurred					
3	MATCH	R/W	1 = Data bre	akpoint if DA	TAREG value m	natches bus v	alue			
, J	WATCH	17/ 77	0 = Data bre	akpoint if DA	TAREG value d	oesn't match	bus value			
2	DATAEN	R/W	1 = Enable b	reakpoint on	data bus and D	ATAREG ma	tch (or misma	tch as selected b	y bit 3)	
2	DATALN	17/77	0 = Disable b	reakpoint on	Data					
1	RWSEL	R/W	1 = Data bre	akpoint on Re	ead data (in to N	ЛРU)				
'	KWOLL	17,77	0 = Data bre	akpoint on W	rite data (out fro	om MPU)				
0	BRKEN	R/W	1 = Enable b	reakpoint on	match with Add	ress in BRKF	REG register			
U	BICKLIN	17/ 77	0 = Disable A	0 = Disable Address breakpoint						
Addres	ss = Base + 4	HBM_DA	TAREG: H	ardware D	ata Match					
7:0->	DVAL7	DVAL6	DVAL5	DVAL	4 DVA	L3 D'	VAL2	DVAL1	DVAL0	
Bit	Name	Access	Description	on						
7 - 0	DVAL[7:0]	R/W	Value of Data	a bus to mate	ch or mismatch	with (as selec	ted by ICDCT	RL register)		
7 - 0	DVAL[1.0]	17/77	bits 7-0 corre	spond to MP	U data bus sigr	nals 7-0 for m	atching or not	-matching		
Addres	ss = Base + 1	HBM_BR	KREG_H: I	Hardware	Breakpoint	Address (High Byte	Reset Val	ue =0x00	
7:0->	BADR15	BADR14	BADR13	BADR	12 BADF	R11 BA	DR10	BADR9	BADR8	
Bit	Name	Access	Description	on						
7 - 0	BADR[15:8]	R/W	Value of Add	ress bus to n	natch with					
7 - 0	DADR[13.0]	17,77	bits 15-0 cor	respond to M	PU address bus	s signals 15-0	for matching			
Addr	ess = Base	HBM_BR	KREG_L: I	lardware	Breakpoint	Address (Low Byte)	Reset Val	ue =0x00	
7:0->	BADR7	BADR6	BADR5	BADR4	BADR3	В	ADR2	BADR1	BADR0	
Bit	Name	Access	Description	on						
			Value of Address bus to match with							
7 – 0	BADR[7:0]	R/W	Value of Add	ress bus to n	natch with					



July 22, 2019

W65C02i1M08SC Datasheet

2.10ACIA Modules

The W65C02i1M08SC has two Asynchronous Communications Interface Adapter (ACIA) modules on MyMENSCH™ Rev-A used to transfer information to and from various communications modules such as LoRa, GSM, Bluetooth, Wi-Fi radio modules and UART enabled devices. See the Memory Map for base addresses. The baud rates are derived from 1.8432MHz XTLI input.

2.10.1 ACIA Control Register Description

Address = Base + 3 ACIA_CTRL: ACIA Control Register							Reset Va	lue = 0x00		
7:0->	SBN	WL1	WL0	WL0 RSC SBR3 SBR2 SBR1 SBF						
HWRES	0	0	0	1	0	0				
SWRES	-	-	-	1	-	-	-	-		
Bit	Name	Access	Description	1						
7	SBN	R/W	1 = 2 Stop bits	, 1 ½ Stop bits for	WL = 5, 1 Stop	bit for WL =	8 and parity			
,	3 614	IX/VV	0 = 1 Stop bit							
6	WL1	R/W	11 = 5 bits							
O	VVL1	IX/VV	10 = 6 bits							
5	WL0	R/W 01 = 7 bits								
5	WEO	IX/VV	00 = 8 bits							
4	RSC	R/W	1 = Baud rate							
4	NOO	17/77	0 = RSC clock	source						
3	SBR3	R/W	1110 = 9600, 1	111 = 19200						
	ODIKO	10,00	1100 = 4800, 1	101 = 7200						
2	SBR2	R/W	1010 = 2400, 1	011 = 3600						
	ODINZ	17/ / /	1000 = 1200, 1	001 = 1800						
1	SBR1	R/W	0110 = 300, 01	11 = 600						
_ '	OBINI	17/ / /	0100 = 134.58	, 0101 = 150						
0	SBR0	R/W	0010 = 75, 0011 = 109.92							
	SDIVO	1 \ / V V	0000 = 115.2K	, 0001 = 50						

July 22, 2019

W65C02i1M08SC Datasheet

2.10.2 ACIA Command Register Description

Address	s = Base + 2	ACIA_CMR	: ACIA Comr	nand Regis	Reset Va	lue = 0x00				
7:0->	PCM1	PCM0	PME	PME REM TIC1 TIC0 IRD DTR						
HWRES	0	0	0	0	0	0	0	0		
SWRES	•	•	-	0	0	0	0	0		
Bit	Name	Access	Description	1						
7	PCM1	R/W	11 = Space pa	rity						
/	PCIVIT	R/VV	10 = Mark parit	ty						
6	РСМ0	R/W	01 = Odd parity	/						
6	PCIVIO	R/VV	00 = Even pari	ty						
-	PME	R/W	1 = Parity enabled							
5	PIVIE	R/VV	0 = Parity disal	oled						
4	REM	R/W	1 = Receiver E	cho Mode not	available					
4	KEIVI	K/VV	0 = Receiver E	cho Mode not	available					
3	TIC1	R/W	11 = RTSB = lo	ow, Transmitte	r interrupt disa	abled, Transmit B	Break			
3	1101	K/VV	10 = RTSB = lo	ow, Transmitte	r interrupt disa	abled				
2	TIC0	R/W	01 = RTSB = lo	ow, Transmitte	r interrupt ena	bled				
2	1100	K/VV	00 = RTSB = h	igh, Transmitte	er interrupt dis	abled				
1	IRD	R/W	1 = Receiver In	nterrupt Disabl	ed					
	טאו	FX/VV	0 = Receiver In	nterrupt Enable	ed					
0	DTR	R/W	1 = Data Termi	nal Ready			·	·		
0	DIK	R/VV	0 = Data Termi	inal Transmitte	er Not Ready	_	-	_		

July 22, 2019

W65C02i1M08SC Datasheet

2.10.3 ACIA Status Register Description

Address	s = Base + 1	ACIA_STR: ACIA Status Register			er	Reset Value = 0x10				
7:0->	IRQ	DSRB	DCDB	DCDB TDRE RDRF OVRN FE PE						
HWRES	0	0	0	1	0	0	0	0		
SWRES	-	-	-	1	-	•	-	-		
Bit	Name	Access	Descript	ion						
7	IRQ	R/O	1 = Interrup	ot has occurre	d					
,	IKQ	K/O	0 = No Inte	rrupt						
6	DSRB	R/O	1 = Not rea	dy and not cle	ear to send da	ta				
0	DOKE	R/O	0 = Ready	and clear to s	end data					
	DCDD	D/O	1 = DCD N	ot Detected						
5	DCDB	R/O	0 = DCD D	etected						
4	TDRE	R/O	1 = Empty							
4	IDKE	R/O	0 = Not Em	pty						
3	RDRF	R/O	1 = Full							
5	NDNF	R/O	0 = Not Ful	I						
2	OVRN	R/O	1 = Overrui	n has occurred	d					
2	OVKN	R/O	0 = No ove	errun						
1	FE	R/O	1 = Framin	g error detecte	ed					
!	FE	R/O	0 = No fran	ning error						
	PE	D/O	1 = Parity e	error detected						
0	PE	R/O	0 = No pari	ty error						
Address	s = Base + 1	W/O	Program R	eset aka SW	RES					

2.10.4 ACIA Data Register Description

Addre	ss = Base	ACIA_DR: A	CIA Data	Register			Reset Value	= 0x00	
7:0->	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	
Bit	Name	Access	Descrip	Description					
7 0	DD[7.0]	DAM	R = Read Receiver Data Register						
7 - 0	DR[7-0]	DR[7-0] R/W		Transmitter D	ata Register				



July 22, 2019

W65C02i1M08SC Datasheet

2.11 I2C Interface Module

For the I2C register descriptions and I2C Operation, refer to the "I2C Design Specification".

2.11.1 I2C Status Register Description

Address	s = Base + 5	SR: I2C Sta	tus Register				Reset Value = 0x00			
7:0->	RxACK	WCOL	BUSY RESERVED WFFULL WFEMPTY RFFULL RFEMPTY							
Bit	Name	Access	Description	ı						
7	RxACK	R/O	1 = No acknowl	edge received						
	RXACK	20	0 = Acknowledg	ge received						
6	BUSY	R/W	1 = After start I2	2C bus busy signa	I detected					
	B031	IX/VV	0 = After stop I2	2C bus busy signa	l detected					
5	RSRVD	R/O	1 = Never	1 = Never						
	KOKVD	12/0	0 = Always	0 = Always						
4	RSRVD	R/O	1 = Never							
_	KOKVD	IX/O	0 = Always							
3	RSRVD	R/O	1 = Never							
3	KOKVD	170	0 = Always							
2	RSRVD	R/O	1 = Never							
	KOKVD	12/0	0 = Always							
1	TIP	R/O	1 = Transfer in progress when transferring data							
	1117	10/0	0 = When transfer complete							
0	IF	R/O 1	1 = Interrupt is set when one byte is transferred, processor interrupt request if IEN bit is set.							
	ır	K/O	0 = No interrupt	0 = No interrupt						

July 22, 2019

W65C02i1M08SC Datasheet

2.11.2 I2C Command Register Description

Address	s = Base + 4	CR: I2C Co	mmand Regi	Reset Va	lue = 0x00					
7:0->	STA	STO	RD WR ACK RSVRD RSVRD IACK							
Bit	Name	Access	Description							
7	STA	R/W	1 = Generate st	tart condition						
,	314	IX/VV	0 = Do not gene	erate start condition	n					
6	STO	R/W	1 = Generate st	top condition						
6	310	IX/VV	0 = Do not gene	erate stop conditio	n					
5	RD	R/W	1 = Read from s	slaver						
3	עא	IX/VV	0 = Do not read	I from slave						
4	WR	R/W	1 = Write slave	1 = Write slave						
-	VVIX	17/44	0 = Do not write slave							
3	ACK	R/W	1 = NACK							
3	ACK	IX/ VV	0 = ACK							
2	RSVRD	R/W	1 = Never							
	KOVKD	IX/VV	0 = Always							
1	RSVRD	R/W	1 = Never							
'	מאאט	IX/ V V	0 = Always							
	IACK	R/W	1 = Clear a pen	ding interrupt						
0	IACK	r./VV	0 = Don't clear	a pending interrup	ot					

2.11.3 I2C Receive Register Description

Last byte received via I2C.

Address	s = Base + 3	RXR: I2C	Receive Re	gister			Reset Va	alue = 0x00
7:0->	RXR7	RXR6	RXR5 RXR4 RXR3 RXR2 RXR1 RXR0					RXR0
Bit	Name	Access	Descriptio	Description				
7 - 0	RXR[7-0]	R/O	R = Read Re	ceiver Data R	egister			
7-0	KAR[1-0]	K/O	W = no opera	tion				



July 22, 2019

W65C02i1M08SC Datasheet

2.11.4 I2C Transmit Register Description

7:1 RW Next byte to transmit via I2C 0 RW In case of a data transfer this bit represent the data's LSB. In case of a slave address transfer this bit represents the RW bit. '1' for reading from slave '0' for writing to slave

Address	s = Base + 2	TXR: I2C Tra	ınsmit Re	egister			Reset Val	ue = 0x00	
7:0->	DR7	DR6	DR5	DR5 DR4 DR3 DR2 DR1 DR0					
Bit	Name	Access	Descrip	Description					
7 0	TVD[7.0]	R/W	R = Read	R = Read Receiver Data Register					
7 - 0	TXR[7-0]	K/VV	W = Write	Transmitter D	Data Register				

2.11.5 I2C Control Register Description

The core responds to new commands only when the 'EN' bit is set. Pending commands are finished. Clear the 'EN' bit only when no transfer is in progress, i.e. after a STOP command, or when the command register has the STO bit set. When halted during a transfer, the core can hang the I2C bus.

Addres	s = Base +1	CTR: I2C	Control Reg	ister			Reset Val	ue = 0x10	
7:0->	EN	IEN	RSRVD						
Bit	Name	Access	Description						
7	EN	R/W	1 = I2C Core en	nabled					
,	LIV	10/44	0 = I2C Core dis	sabled					
6	IEN	R/W	1 = I2C Core int	terrupt enabled					
0	IEN	IX/ VV	0 = I2C Core int	terrupt disabled					
5	RSRVD	R/W	1 = Never						
3	KSKVD	10/44	0 = Always						
4	RSRVD	R/W	1 = Never						
_	KOKYD	10,00	0 = Always						
3	RSRVD	R/W	1 = Never						
<u> </u>	NONVD	IQV	0 = Always						
2	RSRVD	R/W	1 = Never						
	KOKYD	10,00	0 = Always	0 = Always					
1	RSRVD	R/W	1 = Never						
	NONVD	17/11	0 = Always						
0	RSRVD	R/W	1 = Never						
U	NONVD	17/ 44	0 = Always						



July 22, 2019

W65C02i1M08SC Datasheet

2.11.6 I2C Clock Prescale Register Description

For the I2C register descriptions, refer to the "I2C Design Specification".

This register is used to prescale the SCL clock line. Due to the structure of the I2C interface, the core uses a 4*SCL clock internally. The prescale register must be programmed to this 4*SCL bitrate. Change the value of the prescale register only when the 'EN' bit is cleared.

Example: $CLK_I = 32MHz$, desired SCL = 100 KHzPrescale = 32MHZ = 80 (dec) = 50 (hex) 4 * 100 KHz

Reset value: 0xFFFF

Addre	ss = Base	PRER: I2C C	lock Preso	cale Register	Ť		Reset Valu	ue = 0xFF		
7:0->	PRER7	PRER6	PRER5	PRER4	PRER3	PRER2	PRER1	PRER0		
Bit	Name	Access	Description							
7 0	DDED[7.0]	D/M	R = Read Receiver Data Register							
7 - 0	- 0 PRER[7-0] R/W		W = Write T	W = Write Transmitter Data Register						

July 22, 2019

W65C02i1M08SC Datasheet

2.12 SPI Module

The SPI module described in the standard SPI Specification found in this link.

2.12.1 SPI Extension Register Description

Address	s = Base + 3							ie = 0x00	
7:0->	ICNT1	ICNT0	RESERVED RESERVED RESERVED ESPR1 ESPR0						
Bit	Name	Acces s	Description						
7	ICNT1	R/W	11 = SPIF is set af	ter every four cor	npleted transfers				
,	101111	1000	10 = SPIF is set aft	er every three co	mpleted transfers				
6	ICNT0	R/W	01 = SPIF is set aft	er every two com	pleted transfers				
	ICNTO	IN/W	00 = SPIF is set af	ter every complet	ed transfer				
5	RESERVED	R/W	1 = Never						
5	KESEKVED	K/VV	0 = Always) = Always					
4	RESERVED	R/W	1 = Never						
4	KESEKVED	K/VV	0 = Always						
3	RESERVED	R/W	1 = Never						
3	RESERVED	IN/ VV	0 = Always						
2	RESERVED	R/W	1 = Never						
	RESERVED	IN/W	0 = Always						
1	ESPR1	R/W	11 = Reserved, do not use						
'	ESPRI	FX/ VV	10 = Add these two bits to the SPI Clock Rate 0=512, 01=1024, 02=2048, 03=4096						
	ECDDO	R/W 01 = Add these two bits to the SPI Clock Rate 0=8,					128, 03=256		
0	ESPR0	K/VV	00 = Add these tv	vo bits to the SI	PI Clock Rate 0	0=2, 01=4, 02=	16, 03=32		

2.12.2 SPI Data Register Description

Address	s = Base + 2	SPDR: SPI D	ata Regi	ster			Not Initialized	on Reset
7:0->	SPDR7	SPDR6	SPDR5	SPDR4	SPDR3	SPDR2	SPDR1	SPDR0
Bit	Name	Access	Description					
7 - 0	SPDR[7-0]	R/W	R = Read	R = Read SPI Data buffer				
7 - 0	3FDK[1-0]	IX/VV	W = Write	SPI Data but	ffer			



July 22, 2019

W65C02i1M08SC Datasheet

2.12.3 SPI Status Register Description

Address	s = Base + 1	SPSR: SPI	Status Regist	ter			Reset Value = 0x05			
7:0->	SPIF	WCOL	RESERVED RESERVED WFFULL WFEMPTY RFFULL RFEMPTY							
Bit	Name	Access	Description							
7	SPIF	R/W	1 = SPI Interrup	ot Flag is set on co	mpletion of a t	ransfer block				
	SFIF	IX/VV	0 = SPI not inte	rrupting						
6	WCOL	R/W	1 = SPI Core w	rite collision when	SPI data regis	ter when Write F	FIFO is full			
	WCOL	IX/VV	0 = SPI Core di) = SPI Core disabled						
5	RESERVED	R/O	1 = Never	1 = Never						
	KLOLKVLD	12/0	0 = Always	0 = Always						
4	RESERVED	R/O	1 = Never							
	KLOLKVLD	120	0 = Always							
3	WFFULL	R/O	1 = Write FIFO full							
	WITOLL	NO	0 = Write FIFO	not full						
2	WFEMPTY	R/O	1 = Write FIFO	empty						
	VVI LIVIF I I	12/0	0 = Write FIFO not empty							
1	RFFULL	R/O	1 = Read FIFO full							
	KITOLL	12/0	0 = Read FIFO not full							
0	RFEMPTY	R/O	1 = Read FIFO empty							
	VLEIAILI	K/U	0 = Read FIFO	not empty						



July 22, 2019

W65C02i1M08SC Datasheet

2.12.4 SPI Control Register Description

Addre	ss = Base	SPCR: SPI	Control Regis	ster			Reset Va	lue = 0x10		
7:0->	SPIE	SPE	RESERVED MSTR CPOL CPHA SPR1 SPR0							
Bit	Name	Access	Description							
7	SPIE	R/W	1 = SPI Interrup	t Enabled						
,	SPIE	IX/VV	0 = SPI Interrup	t Disabled						
6	SPE	R/W	1 = SPI Core en	abled						
	SFE	IX/VV	0 = SPI Core dis	sabled						
5	RESERVED	R/W								
	KLOLKVLD	IX/VV								
4	MSTR	R/W	1 = Master							
_	WOTK	17/ 77	0 = Slave							
3	CPOL	R/W	1 = Negative Clock Polarity							
	OIOL	17/ 7 7	0 = Positive Clo	ck Polarity						
2	СРНА	R/W	1 = Clock Phase	e Not Shifted						
	OFTIA	IX/VV	0 = Clock Phase	e Shifted						
1	SPR1	R/W	These values are used with the ESPR bits to determine the extended clock					rate.		
	OI KI	IX/VV	Refer to the SPI Datasheet for detailed selection information.							
0	SPR0	R/W	These values are used with the ESPR bits to determine the extended clock rate.							
U	SFRU	FX/ V V	Refer to the SPI	Datasheet for de	tailed selection	n information.				

July 22, 2019

W65C02i1M08SC Datasheet

2.13 Multipliers

The MAX10M08 has embedded multiplier cascading blocks. WDC has created a 16x16 multiplier with 32-bit result module to perform signed and unsigned multiplication of 16-bit numbers. There is one dedicated 16x16 bit multiplier for unsigned values and one for signed. Once the multiplier and multiplicand values are written to their respective registers, the product registers are immediately available to read. All registers have a reset value of 0x00.

2.13.1 Unsigned Multiplication Equation and Register Description

Unsigned Multiplication:

Unsigned Data A (16-bits) x Unsigned Data B (16-bits) = Result C (32-bits)

Unsigned Registers (\$7FD0-\$7FD7):

Register	Address Offset	Description
UDATAAL	0	Unsigned Data A Lo Register(Bits 7-0)
UDATAAH	1	Unsigned Data A Hi Register (Bits 15-8)
UDATABL	2	Unsigned Data B Lo Register(Bits 7-0)
UDATABH	3	Unsigned Data B Hi Register (Bits 15-8)
URESULTLL	4	Unsigned Result C Lo-Lo Register (Bits 7-0)
URESULTLH	5	Unsigned Result C Lo-Hi Register (Bits 15-8)
URESULTHL	6	Unsigned Result C Hi-Lo Register (Bits 23-16)
URESULTHH	7	Unsigned Result C Hi-Hi Register (Bits 31-24)

2.13.2 Signed Multiplication Equation and Register Description

Signed Multiplication:

Signed Data A (16-bits) x Signed Data B (16-bits) = Result C (32-bits)

Signed Registers (\$7FD8-\$7FDF):

Register	Address Offset	Description				
SDATAAL	8	Signed Data A Lo Register(Bits 7-0)				
SDATAAH	9	Signed Data A Hi Register (Bits 15-8)				
SDATABL	А	Signed Data B Lo Register(Bits 7-0)				
SDATABH	В	Signed Data B Hi Register (Bits 15-8)				
SRESULTLL	С	Signed Result C Lo-Lo Register (Bits 7-0)				
SRESULTLH	D	Signed Result C Lo-Hi Register (Bits 15-8)				
SRESULTHL	Е	Signed Result C Hi-Lo Register (Bits 23-16)				
SRESULTHH	F	Signed Result C Hi-Hi Register (Bits 31-24)				



July 22, 2019

W65C02i1M08SC Datasheet

2.13.3 Multiplication Code Example

```
; Multiplies two UNSIGNED 16 bit values and returns a 32-bit UNSIGNED result
; Use MUL BASE equ $7FD8 for SIGNED multiplication
      MUL BASE:
                       equ
                              $7FD0
                                         ; base address of Mulitiplier
     MUL_DATAAHI: equ MUL_BASE+0
MUL_DATAAHI: equ MUL_BASE+1
      MUL DATABLO:
                      equ MUL BASE+3
      MUL DATABHI: equ MUL BASE+2
      MUL_RESULTLOLO: equ MUL_BASE+3
      MUL RESULTLOHI: equ MUL BASE+5
      MUL_RESULTHILO: equ
                             MUL BASE+6
      MUL RESULTHIHI: equ MUL BASE+7
                             ;#$01FF x #$01FF
MULTIPLIER:
     lda #$01
      sta MUL DATAAHI
      sta MUL DATABHI
      lda #$FF
      sta MUL DATAALO
      sta MUL DATABLO
      lda MUL RESULTHIHI
      jsr LCD Write Hex
                              ; Routine to print hex values to LCD
      lda MUL RESULTHILO
      jsr LCD Write Hex
      lda MUL RESULTLOHI
      jsr LCD Write Hex
      lda MUL RESULTLOLO
      jsr LCD Write Hex
HOME:
      bra HOME
```



July 22, 2019

W65C02i1M08SC Datasheet

2.14 Hardware Divider

Intel provides Hardware Divide IP for their MAX10 FPGA families. WDC's module provides 16/16 Divide with 16-bit result and 16-bit remainder for hardware divide function of 16-bit unsigned numbers. Once the dividend and divisor are written to their respective registers, the quotient and remainder is immediately available to read. All registers have a reset value of 0x00.

2.14.1 Unsigned Divide Equation and Register Description

Unsigned Division:

Numerator (16-bits) / Denominator (16-bits) = Quotient (16-bits) with Remainder (16-bits)

Unsigned Registers (\$7FF0-\$7FF7):

Register	Address Offset	Description
Register	Address Offset	Description
NUMLOLO	0	Unsigned Numerator LoLo Register (Bits 7-0)
NUMLOHI	1	Unsigned Numerator LoHi Register (Bits 15-8)
DENLOLO	2	Unsigned Denominator LoLo Register (Bits 7-0)
DENLOHI	3	Unsigned Denominator LoHi Register (Bits 15-8)
QUOTLOLO	4	Unsigned Quotient LoLo Register (Bits 7-0)
QUOTLOHI	5	Unsigned Quotient LoHi Register (Bits 15-8)
REMLOLO	6	Unsigned Remainder LoLo Register (Bits 7-0)
REMLOHI	7	Unsigned Remainder LoHi Register (Bits 15-8)



July 22, 2019

W65C02i1M08SC Datasheet

2.15 Chip ID Module

Each MAX10M08 Intel® FPGA has a unique 64-bit chip ID for 18,446,744,073,709,551,616 Unique IDs. Chip ID Intel FPGA IP cores allow you to read out this chip ID for device identification. A simple interface allows reading of the ID out in 8x 8-bit registers (\$7FC7-\$7FC0). A Data Valid register (\$7FC8) can be read (\$FF value indicates valid; \$00 invalid) to check that the Chip ID can be read from the FPGA. All registers are READ ONLY.

2.15.1 Chip ID Register Description

Chip ID Registers (\$7FC0-\$7FC8):

Register	Address Offset	Description
CHIPID0	0	Chip ID(Bits 7-0)
CHIPID0	1	Chip ID (Bits 15-8)
CHIPID0	2	Chip ID (Bits 23-16)
CHIPID0	3	Chip ID (Bits 31-24)
CHIPID0	4	Chip ID (Bits 39-32)
CHIPID0	5	Chip ID (Bits 47-40)
CHIPID0	6	Chip ID (Bits 55-48)
CHIPID7	7	Chip ID (Bits 63-56)
DVALID	8	ID Valid – 0xFF = VALID; 0x00 = INVALID



July 22, 2019

W65C02i1M08SC Datasheet

2.16 User FLASH Module

The User FLASH Module (UFM) is an interface to the Intel FPGA On-Chip 32K byte User FLASH Memory (also UFM). The UFM is configured as a 32768 byte FLASH module for initializing RAM as ROM for boot-loading code on start-up into protected SRAM or UFM can be used for non-volatile data storage. The UFM has a 32-bit parallel data bus Avalon interface adapted to the WDC standard 8-bit data and 16-bit address bus.

2.16.1 User FLASH Module Register Overview

Register	Address	Description
DATA0	0	FLASH Data Bits 7-0
DATA1	1	FLASH Data Bits 15-8
DATA2	2	FLASH Data Bits 23-16
DATA3	3	FLASH Data Bits 31-24
ADDR0	4	FLASH Address Bits 7-0
ADDR1	5	FLASH Address Bits 15-8
ADDR2	6	FLASH Address Bits 23-16
PER0	7	Page Erase Register 7-0
PER1	8	Page Erase Register 15-8
PER2	9	Page Erase Register 21-16
SER	Α	Sector Erase Register (Only uses bits 2-0)
WPR	В	Write Protect Register (Only uses bits 4:0)
CMD	С	Command Register - Used to initiate reads and writes to the FLASH.



July 22, 2019

W65C02i1M08SC Datasheet

2.16.2 UFM Command Register Description

Addres	s = Base + C	CMD: Com	nmand Register Reset Value = 0x							
7:0->	WAITREQ	DRD	DWR	DWR - CSA CSR CSW -						
Bit	Name	Access	Description							
7 WAITREQ R/W 1 = On-Chip FLASH is BUSY with a Read/Write operation										
,	WAITREQ	R/VV	0 = On-Chip FL	ASH is not BUSY	,					
6	DATA_READ	R/W	1 = Sets DATA	_READ signal to t	he UFM HIGH	l. Used to RE	EAD the UFM I	Data Register		
	DATA_READ	IX/ V V	0 = Sets DATA	_READ signal to t	he UFM LOW	•				
5	DATA_WRITE	R/W	1 = Sets DATA Register	_WRITE signal to	the UFM HIG	H. Used to V	/RITE the UFN	/I Data		
	DATA_WINTE	10,00	0 = Sets DATA	_WRITE signal to	the UFM LOV	<i>I</i> .				
4	RESERVED	R/W	Reserved for future use							
4	RESERVED	R/VV								
3	CSR ADDR	R/W	1 = Selects the UFM Control Register							
	CSK_ADDK	IX/VV	0 = Selects the UFM Status Register							
2	CSR_READ	R/W	1 = Sets CSR_	READ signal to th	e UFM HIGH.	Toggle initia	tes a READ fi	rom the CSR		
	COK_KEAD	IX/VV	0 = Sets CSR_READ signal to the UFM HIGH.							
1	CSR WRITE	R/W	1 = Sets CSR_WRITE signal to the UFM HIGH. Toggle initiates a WRITE to the CSR							
'	OOK_WKITE	17/ 77	0 = Sets CSR_WRITE signal to the UFM HIGH.							
0	RESERVED	R/W	Reserved for fu	Reserved for future use						
U	KESEKVED	IT/VV								

2.16.3 UFM Write Protect Register Description

Addres	s = Base + B	CMD: Com	mand Registe	er			Reset Value = 0x1F		
7:0->	•	•	- WPSID5 WPSID4 WPSID3 WPSID2 WPSID1						
Bit	Name	Access	Description)					
7-5	_	NA	Bits 7-5 are not	t used					
7-5	•	INA							
4	WPSID5	R/W	1 = DEFAULT	– Sector 5 is Write	Protected				
4	WF3ID3	FC/ V V	0 = Sector 5 is	NOT Write Protect	cted				
3	WPSID4	R/W	1 = DEFAULT	– Sector 4 is Write	Protected				
3	WF3ID4	IX/VV	0 = Sector 4 is	NOT Write Protect	cted				
2	WPSID3	R/W	1 = DEFAULT	– Sector 3 is Write	Protected				
2	WF3ID3	IX/VV	0 = Sector 3 is	NOT Write Protect	cted				
1	WPSID2	R/W	1 = DEFAULT	– Sector 2 is Write	Protected				
'	WFSIDZ	IT/VV	0 = Sector 2 is NOT Write Protected						
0	WPSID1	R/W	1 = DEFAULT – Sector 1 is Write Protected						
U	พหอเบา	IT./ V V	0 = Sector 1 is NOT Write Protected						



July 22, 2019

W65C02i1M08SC Datasheet

2.16.4 UFM Sector Erase Register Description

Addres	s = Base + A	CMD: Com	mand Regist	er	Reset Value = 0x00					
7:0->	-	-	-	-	-	SE2	SE1	SE0		
Bit	Name	Access	Description	1						
7-3	_	NA	Bits 7-3 are no	t used						
7-3	-	INA								
2-0	8E(3:0)	R/W	3b'101 = Sector 5 Erased ; 3b'100 = Sector 4 Erased; 3b'011 = Sector 3 Address							
2-0	SE[2:0]	IT/VV	3b'010 = Secto	or 2 Erased ; 3b'00)1 = Sector 1 E	rased				

2.16.5 UFM Page Erase Register Description

Addres	ss = Base + 9	UFM_PE	JFM_PE2: Page Erase Register 2 Reset Value = 0x00						
7:0->	PE23	PE22	PE21	PE21 PE20 PE19 PE18 PE17 PE16					
Bit	Name	Access	Description						
7 – 0	PE[23:16]	R/W	R = READ Pag	e Erase Addre	ess				
7 – 0	PE[23.10]	K/VV	W = WRITE Pa	ige Erase Add	Iress				
Addres	ss = Base + 8	UFM_DV	VO: UFM Writ	e Data Reg	jister 1		Reset V	alue = 0x00	
7:0->	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	
Bit	Name	Access	Description						
7 0	DE[45.0]	R/W	R = READ Pag	e Erase Addre	ess				
7 – 0	PE[15:8]	R/VV	W = WRITE Pa	ige Erase Add	Iress				
Addres	ss = Base + 7	UFM_DV	V0: UFM Writ	e Data Reg	jister 0		Reset V	alue = 0x00	
7:0->	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	
Bit	Name	Access	Description						
7 – 0	DE(7:01	R/W	R = READ Pag	R = READ Page Erase Address					
7 – 0	PE[7:0]	FX/VV	W = WRITE Pa	ige Erase Ado	lress				



July 22, 2019

W65C02i1M08SC Datasheet

2.16.6 UFM FLASH Address Registers Description

Addres	ss = Base + 6	UFM_AD	DR2: FLASH Address Register 2 Reset Value = 0x00					alue = 0x00	
7:0->	ADDR23	ADDR22	ADDR21	ADDR21 ADD20 ADDR19 ADDR18 ADDR17 ADDR16					
Bit	Name	Access	Description	1					
7 – 0	ADDR[23:16]	R/W	R = READ FLA	SH Address					
7-0	ADDR[23.16]	R/VV	W = WRITE FL	ASH Address					
Addres	ss = Base + 5	UFM_AD	DR1: FLASH	Address F	Register 1		Reset V	alue = 0x00	
7:0->	ADDR15	ADDR14	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8	
Bit	Name	Access	Description)					
7 – 0	ADDR 15:8]	R/W	R = READ FLA	SH Address					
7 – 0	ADDK 15.6]	K/VV	W = WRITE FL	ASH Address					
Addres	ss = Base + 4	UFM_AD	DR2: FLASH	Address F	Register 0		Reset V	alue = 0x00	
7:0->	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	
Bit	Name	Access	Description)					
7 – 0	4 DDB(7:01	R/W	R = READ FLA	R = READ FLASH Address					
7-0	ADDR[7:0]	FC/VV	W = WRITE FL	ASH Address					



July 22, 2019

W65C02i1M08SC Datasheet

2.16.7 UFM FLASH Data Registers Description

Addres	ss = Base + 3	UFM_DV	/3: UFM Data	3: UFM Data Register 3 Reset Value = 0x00					
7:0->	DW31	DW30	DW29	DW29 DW28 DW27 DW26 DW25 DW24					
Bit	Name	Access	Description)					
7 – 0	DW(34.34)	R/W	R = Read UFM	Data Registe	r 0				
7 – 0	DW[31:24]	K/VV	W = Read UFM	1 Data Registe	er; Values writt	en to internal U	SER FLASH		
Addres	ss = Base + 2	UFM_DV	/2: UFM Data	Register 2	2		Reset V	alue = 0x00	
7:0->	DW23	DW22	DW21	DW20	DW19	DW18	DW17	DW16	
Bit	Name	Access	Description)					
7 – 0	DW[23:16]	R/W	R = Read UFM	Data Registe	r 0				
7-0	الالالكان الالالكان الالالكان الالكان الالكان الكان	R/VV	W = Read UFM	1 Data Registe	er; Values writt	en to internal U	SER FLASH		
Addres	ss = Base + 1	UFM_DV	/1: UFM Writ	e Data Reg	gister 1		Reset V	alue = 0x00	
7:0->	DW15	DW14	DW13	DW12	DW11	DW10	DW9	DW8	
Bit	Name	Access	Description	1					
7 – 0	DW[15:8]	R/W	R = Read UFM	Data Registe	r 0				
7 – 0	[8.61]۷۷ط	K/VV	W = Read UFM	1 Data Registe	er; Values writt	en to internal U	SER FLASH		
Addres	ss = Base + 0	UFM_DV	0: UFM Writ	e Data Reg	gister 0		Reset V	alue = 0x00	
7:0->	DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0	
Bit	Name	Access	Description						
7 – 0	DW[7:0]	DAM	R = Read UFM	Data Registe	r 0				
7 – 0	DW[7:0]	R/W	W = Read UFM Data Register; Values written to internal USER FLASH						



July 22, 2019

W65C02i1M08SC Datasheet

2.17 MyMENSCHTM Monitor

 $MyMENSCH^{\intercal}Monitor\ interfaces\ MyMENSCH^{\intercal}M\ to\ a\ PC\ that\ has\ a\ Python\ terminal\ to\ enable\ code\ development\ functions.$ The following functions are featured in the Monitor:

Function Name	Description
Sync	Sends 0x00 to the Terminal
Get_Info	Sends Board model and Monitor Version information to the Terminal.
Write_Data_To_Memory	Write Data From the Terminal to Memory
Read_Data_From_Memory	Read Data Memory to Terminal
Execute	Execute program from Memory (Not USER FLASH)
Write_Data_To_Flash	Write Data from the Terminal, into Memory and then to USER FLASH
Read_Data_From_Flash	Read Data from USER FLASH to Terminal
Clear_Flash	Clears all Data from the entire USER FLASH
Check_Flash	Checks to make sure USER FLASH is not busy and is not cleared
Execute_From_Flash	Execute program from USER FLASH



July 22, 2019

W65C02i1M08SC Datasheet

This page intentionally left blank.

July 22, 2019

W65C02i1M08SC Datasheet

3 IO Connectors with Ball Assignments on MyMENSCHTM

3.1 Left IO Connector J3 on MyMENSCHTM

The J3 left connector has 46 IO, 2x 3v3 power and 2x VSS pins. Ball assignments labeled NA are Non-Assigned pins.

	J3 – Left Expansion Connector									
Pin	Signal Name	FPGA Ball	Pin	Signal Name	FPGA Ball					
1	VSS	-	2	VDD	-					
3	I2C_SCL	L4	4	VIA_B_PA4	L3					
5	I2C_SDA	K6	6	VIA_B_PA3	K5					
7	VIA_B_PA5	М3	8	VIA_B_PA2	N2					
9	VIA_A_CB2	M4	10	VIA_B_PA1	N3					
11	VIA_A_CB1	M5	12	VIA_B_PA0	N4					
13	VIA_A_PB7	L5	14	VIA_B_CA1	N5					
15	VIA_A_PB6	N7	16	VIA_B_CA2	N6					
17	VIA_A_PB5	N8	18	A15	M7					
19	VIA_A_PB4	M9	20	A14	M8					
21	VIA_A_PB3	M10	22	A13	N9					
23	VIA_A_PB2	M11	24	A12	N10					
25	VIA_A_PB1	N12	26	A11	N11					
27	VIA_A_PB0	M13	28	A10	M12					
29	VIA_A_PA7	L13	30	A9	L12					
31	VIA_A_PA6	K13	32	A8	K12					
33	VIA_A_PA5	K8	34	A7	J8					
35	VIA_A_PA4	J9	36	A6	L10					
37	VIA_A_PA3	K10	38	A5	L11					
39	VIA_A_PA2	K11	40	A4	J10					
41	VIA_A_PA1	H9	42	А3	H10					
43	VIA_A_PA0	J12	44	A2	J13					
45	VIA_A_CA1	H13	46	A1	G12					
47	VIA_A_CA2	G13	48	A0	F12					
49	VDD	-	50	VSS	-					



July 22, 2019

W65C02i1M08SC Datasheet

3.2 Right IO Connector J4 on MyMENSCHTM

The J4 right connector has 46 IO, 2x 3v3 power and 2x VSS pins. Ball assignments labeled NA are Non-Assigned pins.

J4 – Right Expansion Connector					
Pin	Signal Name	FPGA Ball	Pin	Signal Name	FPGA Ball
1	VDD	-	2	VSS	-
3	VIA_B_PA6	НЗ	4	JTAG_TCK	G2
5	PHI2	H1	6	JTAG_TDI	F5
7	RWB	H2	8	JTAG_TDO	F6
9	VIA_B_PA7	F1	10	JTAG_TMS	G1
11	VIA_B_PB6	E1	12	JTAG_EN	E5
13	VIA_B_PB5	C1	14	VIA_B_PB3	D1
15	VIA_B_PB4	B1	16	VIA_B_PB2	C2
17	GPIO_A7	B2	18	VIA_B_PB1	E3
19	GPIO_A6	A2	20	VIA_B_PB0	E4
21	GPIO_A5	В3	22	VIA_B_CB2	E6
23	GPIO_A4	B4	24	VIA_B_CB1	А3
25	GPIO_A3	B5	26	VIA_B_PB7	A4
27	GPIO_A2	В6	28	SPI_SDI_A	A5
29	GPIO_A1	В7	30	SPI_SDO_A	A6
31	GPIO_A0	A7	32	SPI_SCLK_A	D9
33	D7	A8	34	TXD_C	E8
35	D6	C9	36	RXD_C	F8
37	D5	C10	38	RTSB_C_E5	A9
39	D4	B10	40	CTSB_C_E1	A10
41	D3	B11	42	TXD_B	A11
43	D2	B12	44	RXD_B	A12
45	D1	B13	46	RTSB_B_E6	C11
47	D0	C13	48	CTSB_B_E2	C12
49	VSS	-	50	VDD	-



July 22, 2019

W65C02i1M08SC Datasheet

4 FCC Compliance

The Western Design Center, Inc. (WDC) provides the enclosed product under the following conditions: This board is intended for use for Engineering Development or Evaluation Purposes ONLY and is not considered by WDC to be a finished consumer product. This board should be handled with caution using good electronics handling practices. This board is compliant per RoHS/Green directives. It does not fall within the scope of directives such as FCC, CE, and UL. It generates uses and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules.

5 Ordering Information

The W65C02i1M08SC is available from WDC Direct and our distribution partners. For information please visit: http://wdc65xx.com/where-to-buy/