

WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request.

Copyright (C) 1981-2009 by The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form.



1.1 DOCUMENT REVISION HISTORY

Version	Date	Author	Description
1.0	12/02/09	David Gray	Initial Document Release



The Western Design Center, Inc.



1.2 INTRODUCTION

The W65C816SPMCU Terbium Developer Kit (TDK) is a minimal System on Programmable Chip example based on WDC's Verilog IP Cores. This controller uses the W65C816SRTL as the processor and provides the user with a complete kit to begin application development and familiarization with the 65xx technology family. This controller was designed for WDC's Terbi-ECP2Mulator and is part of the Terbium Developer Kit (TDK). This board features a Lattice ECP2M50. A separate user guide is available for the Terbi-ECP2Mulator.

The software platform of the TDK is made up an easy to customize embedded monitor and WDC's ProSDK Tool Suite. The monitor provides in-circuit debug capabilities tethering the features of the hardware and ProSDK. The ProSDK Tool Suite provides all of the application development tools needed including: IDE, Instruction Set Simulator, Debugger, Assemblers, ANSI/ISO Standard Compilers, Optimizers, Linker, Symbol Tool, and Librarian.

KEY FEATURES OF THE W65C816SPMCU

- W65C816SRTL Microprocessor Core
- 32K x 8 FlashROM on chip
- 32K x 8 SRAM on chip
- General Purpose IO modules (2 used for Parallel TIDE Port Interface, 2 for USB TIDE Port Interface, 1 for LEDs Interface, 2 for Dual 7-Segment LED, 1 for User pushbuttons and HEX Input)
- Programmable Hardware Breakpoint for added in-circuit debug
- ProSDK Tool Suite for 65xx Assembly/ANSI/ISO Standard C application development



W65C816SPMCU Datasheet

MEMORY MAP

Start	End	Size	Description
0x8000	0xFFFF	32 KB	32KB Internal ROM
0x7F00	0x7FFF	256 B	256 Byte SRAM Used by WDC Monitor
0x7EFA	0x7EFF	6 B	6 Bytes Shadow Vectors Used by WDC Monitor
0x7E80	0x7EF9	122 B	122 Bytes RAM Reserved for WDC Monitor
0x7E30	0x7E7F	80 B	80 Bytes Reserved for IO
0x7E2C	0x7E2F	4 B	GPIO7 Registers (Pushbuttons and Hex)
0x7E28	0x7E2B	4 B	GPIO6 Registers (LEDs)
0x7E24	0x7E27	4 B	GPIO5 Registers (USB-TIDE CTRL Reg)
0x7E20	0x7E23	4 B	GPIO4 Registers (USB-TIDE Data Reg)
0x7E1C	0x7E1F	4 B	GPIO3 Registers (Left 7-Segment)
0x7E18	0x7E1B	4 B	GPIO2 Registers (Right 7-Segment)
0x7E14	0x7E17	4 B	GPIO1 Registers (Parallel TIDE Port)
0x7E10	0x7E13	4 B	GPIO0 Registers (Parallel TIDE Port)
0x7E00	0x7E0F	16 B	Hardware Breakpoint Registers
0x0200	0x7DFF	31744 B	31744 Byte Internal USER SRAM
0x0100	0x01FF	256 B	Stack Page Memory
0x0000	0x00FF	256 B	Zero Page Memory


2 MODULE DESCRIPTIONS

2.1 W65C816SRTL MODULE

The W65C816SS Microprocessor Programming Model, Status Register Coding, and Vector Table, are shown below. Please refer to WDC's W65C816S datasheet for complete information.

8 Bits	8 Bits	8 Bits	
Data Bank Register (DBR)	X Register (XH)	X Register (XL)	
Data Bank Register (DBR)	Y Register (YH)	Y Register (YL)	
00	Stack Register (SH)	Stack Register (SL)	
	Accumulator (B)	Accumulator (A)	
Program Bank Register (PBR)	Program (PCH)	Counter (PCL)	
00	Direct Register (DH)	Direct Register (DL)	

Shaded Blocks = 6502 registers



Negative 1=negative

1=W65C02 Emulation Mode 0=Native Mode

Figure 2.1 W65C816S Microprocessor Programming Model and Status Register Coding



W65C816SPMCU Datasheet

Address	Label	Function
00FFFE,F	IRQB/BRK	Hardware/Software
00FFFC,D	RESETB	Hardware
00FFFA,B	NMIB	Hardware
00FFF8,9	ABORTB	Hardware
00FFF6,7	(Reserved)	Hardware
00FFF4,5	COP	Software
00FFF2,3	(Reserved)	
00FFF0,1	(Reserved)	

Table 2-1 Emulation Mode Vector Locations (8-bit Mode)

Address	Label	Function
00FFEE,F	IRQB	Hardware
00FFEC,D	(Reserved)	
00FFEA,B	NMIB	Hardware
00FFE8,9	ABORTB	
00FFE6,7	BRK	Software
00FFE4,5	COP	Software
00FFE2,3	(Reserved)	
00FFE0,1	(Reserved)	

The VP output is low during the two cycles used for vector location access. When an interrupt is executed, D=0 and I=1 in Status Register P.

Table 2-2 Native Mode Vector Locations (16-bit Mode)

2.2 GPIO MODULE

The General Purpose Input/Output (GPIO) Module is used to transfer information to and from the board using either WDC's embedded Terbium IDE (TIDE) monitor or custom IO software for control, test or debug purposes.

The Handshake Input (HSI) pin is used to handshake data into the GPIO port through the bi-directional 8 data pins. The Handshake Output (HSO) pin is used to handshake data output on the GPIO port data pins.

The 8 IO data pins can be set individually as inputs or outputs with the Data Direction Register (DDR) of the GPIO Module.



W65C816SPMCU Datasheet



2.2.1 GPIO Module Register Descriptions

A	ddress = (1/2)3/7/B/F	GPIO_CTRL	IO_CTRL_STAT: GPIO Control/Status Regi		STAT: GPIO Control/Status Register							
7:0- >	GIRQ	HIL	HIE	HIE TEST 0 0 HLOM HIES								
Bit	Name	Access	Descript	ion								
7	GIRQ	R/O	1 = GPIO Ir	nterrupt Occurred	(selected ed	dge on HS	I input)					
,	GING	100	0 = No GPI	O Interrupt Occur	ed							
6	HIL	R/O	1 = HSI Inp	ut Level high (DSI	R not ready)						
O	ПІС	R/O	0 = HSI Inp	ut Level low (DSR	ready)							
5	HIE	R/W	1 = HSI Inte	errupt enabled (GI	RQ Interrup	t enabled)	ı					
3	TIIL	IX/VV	0 = HSI Int	errupt not enabled	d							
4	TEST	R/W	1 = Test wit	th HSI connected	to HSO							
4	TEST	R/VV	0 = Normal	mode								
1	HLOM	R/W	1 = HSO Le	evel Output mode	Set to high							
1	HLOW	R/VV	0 = HSO Level Output mode to low (active)									
	LILC.	DAM	1 = HSI Inte	errupt Edge select	set to Posit	tive edge						
0	HIES	R/W	1 = HSI Inte	errupt Edge select	set to Nega	ative edge						

	dress = 1/2)2/6/A/E	GPIO_DD	R: GPIO Data	Direction	Register		Reset Val	ue = 0x00		
7:0->	DDR7	DDR6	DDR5	DDR4	DDR3	DDR2	DDR1	DDR0		
Bit	Name	Access	Description							
7 0	DDD[7:0]	R/W	1 = PIO data di	1 = PIO data direction set to Output (bit 7 for PIO7, bit 0 for PIO0)						
7 - 0	DDR[7:0]	R/VV	0 = PIO data di	rection set to	Input (bit 7 for	PIO7, bit 0 for	PIO0)			

	dress = 1/2)1/5/9/D	GPIO_PUI	ER: GPIO	Pull-Up En	able Regis	Reset V	alue = 0xFF	
7:0->	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1	PUE0
Bit	Name	Access	Descript	ion				
7 - 0	DI IE(7.01	R/W	1 = Pull-up	on PIO Enabl	ed (bit 7 for P	IO7, bit 0 for P	IO0)	
7 - 0	PUE[7:0]	R/VV	0 = Pull-up	on PIO Disab	oled (bit 7 for I	PIO7, bit 0 for I	PIO0)	

	dress = 1/2)0/4/8/C	GPIO_DAT	A: GPIO	Data Regis	ster		Reset	Value = 0x00
7:0->	PIO7	PIO6	PIO5	PIO4	PIO3	PIO2	PIO1	PIO0
Bit	Name	Access	Descrip	tion				
7 - 0	PIO[7:0]	R/W	1 = PIO lir write)	ne is logic 1 (re	eturns value c	of PIO line or	n read, sets valu	ue to assert PIO on
7 - 0	PIO[7.0]	K/VV	0 = PIO lir write)	ne is logic 0 (re	eturns value c	of PIO line or	n read, sets valu	ue to assert PIO on





2.3 Hardware Breakpoint Module (HBM) Module

A Hardware Breakpoint Match pulls NMIB low. Address 0F is the Control Register. The monitor needs to write a "0" into the Control Register after a breakpoint has been read to clear it. Writing a "1" to Bit 7 will cause a manual NMI if the breakpoint is enabled.

Address	RTL Label	<u>Description</u>
0	BRKREG0	Address byte 0 (bits 0-7)
1	BRKREG1	Address byte 1 (bits 8-15)
2	BRKREG2	Address byte 2 (bits 16-23)
3	BRKREG3	Address byte 3 (bits 24-31) Reserved
4	DATREG0	Data Compare Value byte 0 (bits 0-7)
5	DATREG1	Data Compare Value byte 1 (bits 8-15) Reserved
6	DATREG2	Data Compare Value byte 2 (bits 16-23) Reserved
7	DATREG3	Data Compare Value byte 3 (bits 24-31) Reserved
8	Reserved	
9	Reserved	
A	Reserved	
В	Reserved	
C	Reserved	
D	Reserved	
E	Reserved	
F	ICDCTRL	ICD Control Register

2.3.1 Hardware Breakpoint Module (HBM) Register Descriptions

A	Address = 0x7E0F	HBM_ICI	DCTRL: Ha	ırdware Bı	Reset Value = 0x00					
7:0- >	BRK	0	0	0 0 MATCH DATAEN RWSEL BRKE						
Bit	Name	Access	Descripti	on						
7	BRK	R/W	1 = Hardwar	e Break occu	ırred					
/	BKK	FX/ V V	0 = No Hard	ware Break c	ccurred					
3	MATCH	R/W	1 = Data bre	akpoint if DA	TAREG value r	matches bus value				
3	WATCH	K/VV	0 = Data bre	akpoint if DA	TAREG value	doesn't match bus value				
2	DATAEN	R/W	1 = Enable b	reakpoint on	data bus and [DATAREG match (or mism	atch as selecte	ed by bit 3)		
	DATAEN	K/VV	0 = Disable	oreakpoint or	Data					
1	RWSEL	R/W	1 = Data bre	akpoint on R	ead data (in to	MPU)				
'	RWSEL	K/VV	0 = Data breakpoint on Write data (out from MPU)							
	BRKEN	R/W	1 = Enable breakpoint on match with Address in BRKREG register							
0	DRNEN	r./VV	0 = Disable Address breakpoint							



W65C816SPMCU Datasheet

	dress = x7E04	HBM_DA	TAREG: Ha	ardware Da	ata Match		Reset Val	ue = 0x00
7:0->	DVAL7	DVAL6	DVAL5	DVAL4	DVAL3	DVAL2	DVAL1	DVAL0
Bit	Name	Access	Description	on				
7 - 0	D)/A1 [7:0]	R/W	Value of Dat	a bus to matcl	h or mismatch	with (as selecte	ed by ICDCTRL req	gister)
7 - 0	DVAL[7:0]	FK/ VV	bits 7-0 corre	espond to MPI	U data bus sigr	nals 7-0 for ma	tching or not-match	ning

	dress = x7E01	HBM_BRK Byte)	(REG_H: Hard)	Reset Value = 0x00						
7:0->	BADR15	BADR14	BADR13	BADR13 BADR12 BADR11 BADR10 BADR9 BAD						
Bit	Name	Access	Description							
7 - 0	DADD[15:0]	R/W	Value of Address bus to match with							
7 - 0	BADR[15:8]		bits 15-0 correspond to MPU address bus signals 15-0 for matching							

Address = 0x7E00		HBM_BR Byte)	RKREG_L: H	Reset Value = 0x00					
7:0- >	BADR7	BADR6	BADR5	BADR4	BADR3	BADR2	BADR1	BADR0	
Bit	Name	Access	Description						
7 -	BADR[7:0] R/W Value of Address bus to match with								
0	BADR[7:0]	IX/ VV	bits 15-0 correspond to MPU address bus signals 15-0 for matching						

2.4 USBGPIO Interface for USB TIDE Port

USB interface for use with TIDE and WDC-DB PC software on the Terbi board. This module interfaces with the FTDI 245R chip. This interface uses 2 GPIO modules. The GPIO Data Register is described below for both GPIO Ports.

2.4.1 USBGPIO Module Register Descriptions

0x7E24		GPIO5 Data - TIDE USB Status and Control Register					
Bit	Access	Bit Name	Description				
7	R/O	TxEmpty_B	If set, then data register can be written to				
6	R/O	RxFull_B	If set low, then data register contains valid data to be				
			read				
5	R/W	ReadStrobe_B	Read pulse out to the USBFIFO				
4	R/O	Reset_B	If set, then normal mode, if clear, then ESC-ESC rx'ed				
3	R/O	PowerEnable_B	If set, then FTDI chip finished USB enumeration				
2-0	-	-	Not Used				





Address = 0x7E(1/2)3/7/B/F		GPIO_CTRL_STAT: GPIO Control/Status Register						Reset Value = 0x02		
7:0- >	GIRQ	HIL	HIE	HIE TEST 0 0 HLOM HI						
Bit	Name	Access	Description							
7	GIRQ	R/O	1 = GPIO Interrupt Occurred (selected edge on HSI input)							
,	GINQ		0 = No GPIO Interrupt Occurred							
6	HIL	R/O	1 = HSI Input Level high (DSR not ready)							
0			0 = HSI Input Level low (DSR ready)							
5	HIE	R/W	1 = HSI Interrupt enabled (GIRQ Interrupt enabled)							
5			0 = HSI Interrupt not enabled							
4	TECT	DAM	1 = Test with HSI connected to HSO							
4 TEST R/W 0 = Normal mode										
1	HLOM	R/W	1 = HSO Level Output mode Set to high							
1			0 = HSO Level Output mode to low (active)							
	HIES	R/W	1 = HSI Interrupt Edge select set to Positive edge							
0			1 = HSI Interrupt Edge select set to Negative edge							

	dress = x7E20	GPIO_DAT	A: TIDE (JSB Data F	Reset Value = 0x00				
7:0->	DATA7	DATA6	DATA5 DATA4 DATA3 DATA2 DATA1 DATA0						
Bit	Name	Access	Description						
7 - 0	DATA	R/W	RX (read) and TX (write) Data						